I checked the ARM Architecture Reference Manual (ARM DDI 0406B) and found that the full list of processor status registers supported are: APSR, CPSR, SPSR. Please show a specific example of such an instruction rejected by the assembler.
Thanks and regards,
-George